back to overview ▲
» DVM Test Report: Steady-State|Input 1 Maximum Voltage, Output 1 Light Load
| Test Details | |
| Schematic | 4.2_LTC3406B- DVM ADVANCED.sxsch |
| Test | Steady-State|Input 1 Maximum Voltage, Output 1 Light Load |
| Date / Time | 2/7/2015 10:21:54 AM |
| Report Directory | run_line_load_testplan\Steady-State\Input1 Maximum Voltage, Output 1 Light Load |
| Log File | report.txt |
| Screenshot | schematic.png |
| Status | PASS |
| Simulator | simplis |
| Deck | input.deck |
| Init | input.deck.init |
| Measured Scalar Values | |
| Efficiency | 90.7824% |
| Frequency(CLK) | 955.70285kHertz |
| Power(LOAD) | 75.3274m |
| Power(SRC) | 82.9758m |
| ILOAD | AVG 50.0271m MIN 49.9701m MAX 50.0766m RMS 50.0271m |
| ILOUT | AVG 50.0271m MIN -122.942u MAX 231.665m RMS 87.7364m |
| ISRC | AVG 15.0869m MIN 349.963u MAX 550.21m RMS 47.9309m |
| SW | AVG 1.51251 MIN -792.663m MAX 6.20005 RMS 2.22997 |
| VLOAD | AVG 1.50573 MIN 1.50402 MAX 1.50722 RMS 1.50573 PK2PK 3.20747m |
| VOUT | AVG 1.50573 MIN 1.50402 MAX 1.50722 RMS 1.50573 |
| VSRC | AVG 5.49998 MIN 5.49945 MAX 5.5 RMS 5.49998 |
| Measured Spec Values | |
| Max_VLOAD | PASS: Max. Output1 Voltage (1.50722) is less than or equal to Max. Output1 Voltage Spec (1.58025) |
| Min_VLOAD | PASS: Min. Output1 Voltage (1.50402) is greater than or equal to Min. Output1 Voltage Spec (1.42975) |
 LOAD
VLOAD
ILOAD
|
|
| SXGPH File | simplis_pop2_54.sxgph |
 SRC
VSRC
ISRC
|
|
| SXGPH File | simplis_pop2_44.sxgph |
 default
CLK
ILOUT
SW
VOUT
|
|
| SXGPH File | simplis_pop2_49.sxgph |
| Other SXGPH Files | |
| clock#pop | simplis_pop2_36.sxgph |
