SIMPLIS Parts

Data Register with both Async and Sync Set/Reset

The Data Register with both Async and Sync Set/Reset models a clocked data register with a load (enable) input. The clock edge for the register can be set with the Trigger Condition parameter to be a rising edge (0_TO_1) or a falling edge (1_TO_0). Both asynchronous and synchronous set and reset inputs are provided. The active logic level of the inputs can be configured with the Set/Reset Level and Load Level parameters.

For the data register with either asynchronous or synchronous set and reset inputs, see Data Register.

Related topics:

In this Topic Hide

Model Name:

Data Register with both Async and Sync Set/Reset

Simulator:

This device is compatible with the SIMPLIS simulator.

Parts Selector
Menu Location:

Digital Functions | Registers

Symbol Library:

None - the symbol is automatically generated when placed or edited.

Model File:

None - the device model is generated before simulation.

Subcircuit Name:

  • SIMPLIS_DIGI1_D_DATA_REG_N: With Ground Reference
  • SIMPLIS_DIGI1_D_DATA_REG_Y: With Ground Reference

Symbol:

Multiple Selections:

Only one device at a time can be edited.

Editing the Data Register with both Async and Sync Set/Reset

To configure the data register with both async and sync set/reset, follow these steps:

  1. Double click the symbol on the schematic to open the editing dialog to the Parameters tab.
  2. Make the appropriate changes to the fields described in the table below the image.
Data Register with both Async and Sync Set/Reset Parameters
Label Parameter Description

Clock to Output Delay

Delay from the triggering edge of the clock until the data register output changes

Number of Bits

Number of input and output bits for the data register

Trigger Condition

Determines the triggering condition of the data register clock pin:

  • 0_TO_1 for rising edge triggered
  • 1_TO_0 for falling edge triggered

Ground Ref

Determines whether or not a device has a ground reference pin.

Any digital component that has an input or output pin connected to an analog circuit node must have its Ground Ref pin connected to an analog node. This is usually ground on the schematic. For more information on the use of Ground Ref for digital components, see When is Ground Ref Required?

Minimum Clock Width

Minimum valid clock width. Clock widths less than this parameter will not trigger the data register.

Setup Time

Minimum time that input signals must remain constant before the triggering clock edge in order to register as a valid change in the inputs

Hold Time

Minimum time that input signals must remain constant after the triggering clock edge in order to register as a valid change in the inputs

Initial Condition

Initial condition of the data register output in decimal

Load Level

Determines the logic level of the shift register load (LOAD) pin:

  • 0 means load on low.
  • 1 means load on high

To define the set/reset behavior of the data register, follow these steps from the Data Register with both Async and Sync Set/Reset dialog box:

  1. Click on the   Set/Reset   tab.
  2. Make the appropriate changes to the fields described in the table below the image.
Data Register with both Async and Sync Set/Reset Set/Reset Parameters
Label Parameter Description

Set/Reset Level

Determines the set/reset level of a device:

  • 1 means active high
  • 0 means active low

Asynchronous Set/Reset Parameters

Set To

Determines the data register output value when the asynchronous set pin goes active

Reset To

Determines the data register output value when the asynchronous reset pin goes active

Set/Reset Delay

Delay from when the set or reset pin goes active until the output is actually set or reset

Synchronous Set/Reset Parameters

Set To

Determines the data register output value when the synchronous set pin goes active

Reset To

Determines the data register output value when the synchronous reset pin goes active

To define the parameters for the interface between this digital component and each analog component connected directly to an input or output pin, follow these steps from the Data Register with both Async and Sync Set/Reset dialog box:

  1. Click on the   Interface   tab.
  2. Make the appropriate changes to the fields described in the table below the image.
Data Register with both Async and Sync Set/Reset Interface Parameters
Label Parameter Description

Input Resistance

Input resistance of each input pin

Threshold

Hysteresis

The Threshold (T) and Hysteresis (H) of the Schmitt trigger input buffer on each Register input. To determine the low-to-high threshold (TH) and the high-to-low threshold (TL), substitute Threshold (T) and Hysteresis (H) in each of the following formulas :
Input Logic Transition Actual Threshold
0 ➞ 1 TH = Threshold + 0.5 * Hysteresis
1 ➞ 0 TL = Threshold - 0.5 * Hysteresis
 

Output Resistance

Output resistance of the data register output pins

Output High Voltage

Output high voltage for the data register output pins

Output Low Voltage

Output low voltage for the data register output pins

Truth Table

The following truth table assumes these parameter values:

Inputs

Output

Action

LOAD

SET

RST

ASET

ARST

CLK

Q

0

0

0

0

0

Last Q

Retain state

1

0

0

0

0

Data input

Load data

0 or 1

1

0

0

0

Synchronous Set To value

Synchronous set

0 or 1

0

1

0

0

Synchronous Reset To value

Synchronous reset

0 or 1

0 or 1

0 or 1

1

0

0 or 1

Asynchronous Set To value

Asynchronous set

0 or 1

0 or 1

0 or 1

0

1

0 or 1

Asynchronous Reset To value

Asynchronous reset

0 or 1

1

1

0

0

Last Q

Illegal concurrent SET and RST

0 or 1

0 or 1

0 or 1

1

1

0 or 1

Last Q

Illegal concurrent ASET and ARST

Examples

The test circuit used to generate the waveform examples in the next section can be downloaded here: simplis_044_dataregister_example.zip.

To simulate this design, follow these steps:

  1. Unzip the archive to a location on your computer.
  2. To open the schematic, double click the .sxsch file or drag that file into the SIMetrix/SIMPLIS Command Shell.

Waveforms

This example of the data register with both async and sync set/reset uses two Digital Signal Sources to generate the input pulses to the data register with both async and sync set/reset. The input source waveforms are defined in a text file with each state transition defined on a single line. These two sources excite every state transition in the truth table.

In the circuit example, the initial condition of the data register with both async and sync set/reset is set to 15 decimal. The behavior of the register in response to the inputs on a rising clock edge is described in the following table.

Synchronous events
Time Event Q Output

100n

 Load

4

200n

 Retain state

4

300n

 Load

8

400n

 Retain state

8

500n

 Set

9

600n

 Reset

2

700n

 Load

5

800n

 Illegal concurrent SET and RST

5

1100n

 Load

5

The asynchronous set and reset inputs are asserted according to this table:

Asynchronous events
Time Event Q Output

920n

 Asynchronous set

11

1020n

Asynchronous reset

1

1175n

 Illegal concurrent ASET and ARST

5

The waveforms for the data register with both async and sync set/reset show each state change.

Subcircuit Parameters

Because the data register with both async and sync set/reset model is generated by a template script when the simulation is executed, a fixed model cannot be inserted into a netlist. The template script for this device is simplis_make_register_model.sxscr, which you, as a licensed user, can download in a zip archive of all built-in scripts.

To download this zip file, follow these steps:

Note: You will be prompted to log in with the user name and password given to you when you registered.

  1. Click here to go to the product-installation page on the SIMetrix website.
  2. Click Download Links in the first paragraph of the product-installation web page.
  3. Scroll down to the Built-in Scripts section.
  4. Right click on Download and select Save target as..., and then navigate to a location on your computer to save the zip file.