Name
|
Description
|
Type
|
Default
|
Limits
|
rise_delay
|
Rise delay |
real |
1nS |
1e-12 - ???MATH???\infty???MATH??? |
fall_delay
|
Fall delay |
real |
1nS |
1e-12 - ???MATH???\infty???MATH??? |
input_load
|
Input load value (F) |
real |
1pF |
none |
family
|
Logic family |
string |
UNIV |
none |
in_family
|
Input logic family |
string |
UNIV |
none |
out_family
|
Output logic family |
string |
UNIV |
none |
out_res
|
Digital output resistance |
real |
100 |
???MATH???0 - \infty???MATH??? |
out_res_pos
|
Digital output res. pos. slope |
real |
out_res |
???MATH???0 - \infty???MATH??? |
out_res_neg
|
Digital output res. neg. slope |
|
out_res |
???MATH???0 - \infty???MATH??? |
open_c
|
Open collector output |
boolean |
FALSE |
none |
min_sink
|
Minimum sink current |
real |
-0.001 |
none |
max_source
|
Maximum source current |
real |
0.001 |
none |
sink_current
|
Input sink current |
real |
0 |
none |
source_current
|
Input source current |
real |
0 |
none
|